intersil

Interfacing the X24C44, X24C45 NOVRAMs to the Motorola 6805 Microcontroller

Application Note

June 13, 2005

AN29.0

Author: Applications Staff

The following code demonstrates how the Intersil X24C44, X24C45 serial NOVRAMs could be interfaced to the 6805 microcontroller family when connected as shown in Figure 1. The interface uses port A, with the PA3 pin connected to the serial clock (SK), PA2 connected to chip enable (CE), and PA4

connected to both serial data input (SI) and serial data output (SO) of the NOVRAM. Additional code can be found on the Intersil website at http://www.intersil.com that will implement interfaces between Motorola microcontrollers and other Intersil serial devices.




FIGURE 1. TYPICAL HARDWARE CONNECTION FOR INTERFACING AN X24C44 TO A 6805 MICROCONTROLLER.

* THIS CODE WAS DESIGNED TO DEMONSTRATE HOW THE X24C44 COULD BE INTERFACED TO * * THE 68HC05 MICROCONTROLLER. THE INTERFACE USES 3 LINES FROM PORT A (PA2, * PA3, AND PA4) TO COMMUNICATE. THE DI AND DO PINS ON THE X24C44 ARE TIED * TOGETHER WHICH ALLOWS 1 LESS PORT LINE TO BE USED. * THE CODE SHOWN DEMONSTRATES RCL, WREN, READ, WRITE, AND STORE * INSTRUCTIONS. THE REMAINING INSTRUCTIONS (WRDS AND ENAS) CAN BE ISSUED * USING THE SAME ROUTINE AS OTHER NON-DATA INSTRUCTIONS. * THE PROGRAM ISSUES A SEQUENCE OF INSTRUCTIONS TO READ THE CONTENTS OF * ADDRESS 5 AND STORES THE SAME VALUE IN ADDRESS 9. THE SEQUENCE OF INSTRUCTIONS IS AS FOLLOWS : * * 1. RCL SETS THE PREVIOUS RECALL LATCH * SETS THE WRITE ENABLE LATCH 2. WREN * DATA FROM ADDRESS 5 IS READ 3. READ * 4. WRITE THE DATA READ DURING STEP 3 IS WRITTEN TO ADDRESS 9 * 5. STO THE RAM'S CONTENTS IS TRANSFERED TO THE EEPROM * DATA TRANSFER IS PERFORMED WITH THE MOST SIGNIFICANT BIT FIRST. QU 3 MASK INDICATING PORTD SK POSITION SKBITE 2 CEBITE QU MASK INDICATING PORTD CE POSITION DIOBITE OU 4 MASK INDICATING PORTD DATA POSITION DOUTE OU \$1C MASK TO MAKE DI/O AN OUTPUT \$0C DINE OU MASK TO MAKE DI/O AN INPUT QU \$10 DMASKE MASK TO LOOK FOR DATA FROM X24C44 QU \$80 WRDSE RESET WRITE ENABLE LATCH STOE QU \$81 TRANSFERS FROM RAM TO EEPROM OU \$82 PLACES PART INTO POWER DOWN MODE SLEEPE WRITEE OU \$83 RAM WRITE \$84 SET WRITE ENABLE LATCH WRENE OU RCLE QU \$85 TRANSFERS FROM EEPROM TO RAM, RESETS WRITE ENABLE LATCH READE QU \$86 RAM READ OU \$04 DATA DIRECTION REGISTER FOR PORT A DDRAE PORTAE OU \$00 ADDRESS FOR PORT A QU \$80 ADDRE LOCATION FOR X24C44 ADDRESS TO ACCESS INSTRUCTION FOR PART INSTE QU \$81 RWDATE QU \$82 LOCATION FOR X24C44 DATA TRANSFERED COUNTE QU \$84 COUNTER VARIABLE EOU \$85 TEMP1 ****** * RESET VECTOR TO BEGINNING OF PROGRAM CODE * ***** RESET VECTOR TO PROGRAM ENTRY POINT ORG \$1FFE FDB \$0100 ***** * START OF PROGRAM EXECUTION * ************************ ORG \$0100 BEGINNING OF EXECUTABLE CODE LDA #DOUT BEGIN: MAKE CE, SK, DI/O OUTPUTS STA DDRA LDA #\$00

STA PORTA INITIALIZE CE, SK, DI/O TO ZEROS LDA #RCL PERFORM A RECALL TO SET STA INST THE RECALL LATCH JSR CEHIGH JSR OUTBYT JSR CELOW PERFORM A WRITE ENABLE TO SET LDA #WREN STA INST THE WRITE ENABLE LATCH JSR CEHIGH JSR OUTBYT JSR CELOW LDA #\$05 READ THE CONTENTS OF ADDRESS 5 STA THE VALUE READ WILL BE IN STORED ADDR JSR RDWRD IN RWDATA LDA #\$09 WRITE THE DATA JUST READ INTO STA ADDR ADDRESS 9 JSR WRWRD LDA #STO PERFORM A STORE OPERATION STA INST JSR CEHIGH JSR OUTBYT JSR CELOW LOOP UNTIL RESET BRA* * WRITE THE WORD SPECIFIED IN RWDAT. THE ADDRESS TO * * BE WRITTEN IS SPECIFIED IN ADDR. WRWRD: JSR CEHIGH WRITE VALUE IN RWDATA INTO LOCATION LDA ADDR SPECIFIED IN ADDR JUSTIFY ADDRESS IN INSTRUCTION LSLA LSLA LSLA ORA #WRITE MASK IN WRITE INSTRUCTION STA INST JSR OUTBYT SEND WRITE INSTRUCTION TO DUT LDA RWDAT STA INST OUTBYT SEND IN UPPER BYTE OF DATA JSR LDA RWDAT+1 STA INST OUTBYT SEND IN LOWER BYTE OF DATA JSR CELOW JSR RTS * READ THE WORD AT THE LOCATION SPECIFIED IN ADDR. THE * * DATA READ WILL BE PLACED IN RWDAT. RDWRD: JSR CEHIGH READ THE ADDRESS SPECIFIED IN ADDR LDA ADDR LSLA JUSTIFY ADDRESS TO READ LSLA LSLA #READ MASK IN READ INSTRUCTION ORA STA INST SEND IN 7 BITS OF READ INSTRUCTION JSR SEND7 MAKE DATA LINE AN INPUT LDA #DIN STA DDRA JSR CLOCK SEND EIGHTH CLOCK PULSE FOR READ INSTRUCTION LDA PREPARE TO SHIFT IN 16 BITS #\$10

	STA	COUNT	
BITX:		COONI	ASSUME BIT IS GOING TO BE A ZERO (CLEAR CARRY)
		PORTA	
		#DMASK	
	BEQ		LEAVE CARRY FLAG ALONE IF BIT IS A 0
	SEC	SET	CARRY IF BIT IS A 1
NO1:	ROL	RWDAT+1	ROLL CARRY FLAG INTO DATA WORD
	ROL	RWDAT	
	JSR	CLOCK	SEND A CLOCK PULSE
	DEC	COUNT	LOOP UNTIL 16 BITS ARE READ
	BNE	BITX	
	LDA	#DOUT	MAKE DATA LINE AN OUTPUT
	STA	DDRA	
	JSR	CELOW	BRING CE LOW
	RTS		

			PART. THE DATA TO BE SENT IS *
* LOCA			*
SEND / ·			SHIFT OUT 7 BITS FOR READ INSTRUCTION
		COUNT	
		LOOPO #\$08	PREPARE TO SHIFT OUT 8 BITS
OUIDII	STA		PREPARE IO SHIFI OUI 6 BIIS
LOOPO:			
100101	BCC		JUMP IF DATA SHOULD BE 0
	BCC BSET		DRTA SEND 1 TO DI/O
	BRA		SKIA SEND I IO DI/O
IS0:			DRTA SEND 0 TO DI/O
IS1:	JSR	-	SEND CLOCK SIGNAL
	DEC		
	BNE		LOOP UNTIL ALL 8 BITS HAVE BEEN SENT
	RTS		
*****	* * * * * *	* * * * *	
* BRING		-	
* * * * * *	* * * * * *	* * * * *	
CEHIGH	: BSET	#CEBIT,POP	RTA BRING CE HIGH
	RTS		

* BRIN(
CELOW:			ORTA BRING DATA LINE LOW
	RTS	#CEBII,POP	RTA BRING CE LOW
	1/19		
*****	* * * * * *	* * * * * * * * * * * *	k
* ISSU	e a cl	OCK PULSE.	*
		* * * * * * * * * * * *	
CLOCK:	BSET	#SKBIT,POP	RTA BRING SK HIGH
			RTA BRING SK LOW
	RTS		

Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that the Application Note or Technical Brief is current before proceeding.

For information regarding Intersil Corporation and its products, see www.intersil.com